EmbDev.net

Forum: FPGA, VHDL & Verilog


Programmable logic


Subject Author Replies Last post
sticky FPGA development resources Andreas S. 15
Serial/parallel converter VHDL Giuseppe R. 11
VHDL: counter checking maestros 5
I2C inout port signal VHDL simulation Vahr 4
variable Component name arsalan ghasemian 3
Debounce Code Correction for a Decimal Counter Project in 1Hz counting Speed Ali A. 4
Vadj of FPGA Arshi A. 3
Output undefined Yuriy B. 5
LVDS input output behaviour Arshi 0
Evalueting problem condition in a verilog description Jonas E. 10
use of AHDL & VHDL under same project pn 1
Ask for program of this problem VHDL problem for help 5
assign clock as signal pall 2
High signal for two clock cicles Francesco T. 1
car taillights Dfd D. 2
10 Base Logarithm Kostak 2
More actuals found than formals in port map ERROR Ömer Kenan U. 4
calculate power of float number Yusuf 4
is not declared Dmitriy Kraftig 4
Using a BFM in system verilog code Dip K. 1
VHDL code for booth multiplier mike 14
Issue implementing counter in VHDL Jefazo J. 8
Arithmetic operator (Sub/Add/+1/-1) N bits Cascaded YouseKalack 10
FSM problems maurizio stefani 2
Displaying characters to the LCD screen verilog. Jond Le 4
Sha 3, Output Reading Input with delay Elena S. 0
Visualize your design with Robei Micbot 27
DE2-115 FPGA Verilog blink LED based on counter Trung B. 1
How to use USB port of FPGA to access webcam Lakshita J. 6
How can I make array length the logarithm of an input parameter in Verilog? Kevin S. 1
UART + FIFO transmission problems Alessandro 8
Can size of a port be input as a parameter? Kevin S. 1
Can a Verilog function return an array indexed from one to a value passed as an input parameter? Kevin Simonson 1
How can I declare local variables in a Verilog task or function? Kevin Simonson 1
Vivado HLS experiences with Zynq boards Zoltán L. 4
text mode vga Sizeofrawdata S. 6
updating FPGA firmware in the field Eugene 6
VHDL write to specific memory address Robert R. 2
Vhdl clockdivider Kadir A. 5
Digital clock 7-seg display NEXYS-3 peterkraft 5
VHDL Testbench Process Issue Josef F. 4
sine wave in vhdl Sheikh S. 5
N samples from an ADC Aron L. 3
clocking module in vivado? Flat B. 1
what kind of memory should i use? Flat B. 5
Write in a file with verilog XaBla 2
help writing testbench for uart mike 6
BITSLIP FUNCTION STATEMACHINE atif 1
How can I add the status of lights “red-yellow” in Verilog Michał W. 1
Reusing registers in VHDL FSM code Darian Reyes 3
Keypad saved shifting display in Verilog Cm Y. 0
register clear on read vhdl 3