EmbDev.net

Forum: FPGA, VHDL & Verilog How can I make array length the logarithm of an input parameter in Verilog?


How can I make array length the logarithm of an input parameter in Verilog?
von Kevin S. (kvnsmnsn)

Rate this post
• ▲ useful
▼ not useful 
The Verilog module I want to write has a parameter that is an integer, 
and I need to create an array of integers whose length is the ceiling of 
(smallest integer greater than or equal to) the log (base two) of that 
parameter. Does anyone know how I can do that in Verilog?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: How can I make array length the logarithm of an input parameter in Verilog?
von Vancouver (Guest)

Rate this post
• ▲ useful
▼ not useful 
So why not simply writing a log_2() function in verilog and use this in 
the declaration of the integer array? There are plenty examples for 
doing so,
e.g. 
https://www.edaboard.com/showthread.php?177879-how-to-calculate-log2(n)-in-verilog

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.