Posted on:
|
CPLD or FPGA?
The main difference is that CPLDs are smaller than FPGAs, i.e. you can fit a lot more logic inside a FPGA than inside a CPLD.
- CPLDs: address decoders, bus interfaces, simple memory controllers, (video) signal generators
- FPGAs: complex CPUs, high speed I/O, signal processing, encryption
VHDL or Verilog?
The difference is mainly in syntax, you can get the same synthesis result with both languages. VHDL is more verbose than Verilog (which can be an advantage or disadvantage, depending on how you look at it). In Europe VHDL is much more widely used than Verilog, in the US Verilog seems to be slightly more popular.
Basic rules for VHDL development
See http://embdev.net/articles/VHDL.
Chip vendors
Boards
- also see the FPGA vendors’ websites
- Digilent
Tutorials
- TODO
IP Cores
- Opencores – CPUs, USB, Ethernet, encryption, …
If you want to suggest any additions to this post, please reply below.
Posted on:
|
Hi, I think this site would be helpfull. Here is some basic things and some more advanced. http://www.fpga4fun.com/
Posted on:
|
for verfication http://www.stefanvhdl.com/ a good simulator is the combination GHDL and GTKwave http://sourceforge.net/projects/ghdl-updates/ http://gtkwave.sourceforge.net/ I have written an introduction for this simulator http://www.dossmatik.de/ghdl/ghdl_unisim_eng.pdf
Posted on:
|
I found the book "Free Range VHDL" to be an excellent book about the language and also about best practices when writing VHDL code. Link: http://freerangefactory.org/shop.html#FreeRangeVHDL-Book Cheers, Warren
Posted on:
|
There are many FPGA projects and tutorials on fpga4student.com: http://www.fpga4student.com/ http://www.fpga4student.com/p/fpga-projects.html http://www.fpga4student.com/p/verilog-project.html http://www.fpga4student.com/p/vhdl-project.html http://www.fpga4student.com/2017/07/recommended-affordable-Xilinx-FPGA-boards-for-students.html
Posted on:
|
i programmed fbga with xp2 lattice chip to switch lvds from ipu and gpu. The screen resolution of 1440x900 and 1600x900 is good. but 1920x1200 results are bad. I think the data and clk channel n and p output from the chip is not good. You let me ask how I write code to ensure that clk and data out are good