EmbDev.net

Forum: FPGA, VHDL & Verilog assign clock as signal


assign clock as signal
von pall (Guest)

Rate this post
• ▲ useful
▼ not useful 
hi...
 I am writing a code where i have to generate sclk for ADC .here
  sys clock frequency and SCLK frequency of ADC are same .pl tell how to 
assign clock as a signal under if a condition for eg

process(Clk)

begin
....
.....

  if (counter > 4 and counter < 15) then
            S_clk<= Clk;




Thanks

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: assign clock as signal
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
pall wrote:
> sys clock frequency and SCLK frequency of ADC are same
Is the sysclock that slow or the SCLK that high?
What frequencies do you have?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: assign clock as signal
von pall (Guest)

Rate this post
• ▲ useful
▼ not useful 
my system clock frequency is 50Mhz and same frequency i have to generate 
for SCLK of ADC .i attempted to assign SCLK same as my system clock but 
its not working

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.