FSM problems

maurizio stefani Guest 2019-11-01 19:41 #6023190

Rate this post

•	▲ useful ▼ not useful

HI,
during the development of FSM sometimes I forget to declare the status 
of variable (i.e. std_logic). Just as example:
- state n: a<='1'; b<='0';
- state m: a<='0';
in the state m "b" is not declared and then it could assume any value.

Is there a way to chose the default value for a signal, in this way if I 
forget to set it in a state the value will be assumed as specified 
default?
thank you
maurizio stefani

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Dussel Guest 2019-11-01 20:40 #6023261

Rate this post

•	▲ useful ▼ not useful

You probably describe the state machine inside a clocked process. Then 
an unassigned signal just keeps its value. If you go to state m from 
state n, b will still be '0'.

If you want to define a default value, assign the value at the beginning 
of the process. In a process only the last assigned value is assigned to 
a signal.

process(clk) begin
  wait until rising_edge(clk);
  a<='0';
  b<='1';
  case state is
    when n =>
      a<='1';
      b<='0';
    when m =>
      a<='1';
  end case;
end process;


When state is n, b will be '0', when state is m, b will be '1', because 
'1' is assigned to b and it is not overwritten later.

Just for clarification:

process begin
  a<='1';
  a<='0';
  a<='1';
  a<='0';
end process;

'a' will always be '0'. It will not toggle. Only the last assignment 
is executed.

Reply Quote Edit Delete Report post

Maurizio S. (maurizio) (Company: progsel) 2019-11-01 21:24 #6023305

Rate this post

•	▲ useful ▼ not useful

HI,
thank you for your help, I will check asap

maurizio stefani