EmbDev.net

Forum: FPGA, VHDL & Verilog use of AHDL & VHDL under same project


use of AHDL & VHDL under same project
von pn (Guest)

Rate this post
• ▲ useful
▼ not useful 
hi ,
I am doing VHDL based one project, where I want to call one program 
which is written in ahdl.i tried to use with port mapping method. 
Project is being compiled but unable to simulate.
pl suggest the exact way how i can use my vhdl and ahdl(.tdf,inc) files 
together under same project.
Thanks in advance

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: use of AHDL & VHDL under same project
von DoingDingDong with HongDongsDonkey (Guest)

Rate this post
• ▲ useful
▼ not useful 
Rewrite the AHDL (assuming Altera-HDL) in VHDL, maybe there is a tool to 
assist you:
https://www.google.de/search?ei=Altera-HDL+AHDL+converter

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.