Forum: FPGA, VHDL & Verilog use of AHDL & VHDL under same project

von pn (Guest)

Rate this post
0 useful
not useful
hi ,
I am doing VHDL based one project, where I want to call one program 
which is written in ahdl.i tried to use with port mapping method. 
Project is being compiled but unable to simulate.
pl suggest the exact way how i can use my vhdl and ahdl(.tdf,inc) files 
together under same project.
Thanks in advance

von DoingDingDong with HongDongsDonkey (Guest)

Rate this post
0 useful
not useful
Rewrite the AHDL (assuming Altera-HDL) in VHDL, maybe there is a tool to 
assist you:


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.