Forum: FPGA, VHDL & Verilog

Programmable logic

Subject Author Replies Last post
sticky FPGA development resources Andreas S. 15
Counter with overflow signal at 1001 Eric J. 1
Converting binary number to seven-segment-display Eric J. 1
Making a counter using VHDL Eric J. 2
vhdl input clock to output Chris MiTo 4
4bit counter with load test bench fail Christos Goulas 8
Programming OR and XNOR with 4 inputs using functions NMV 2
Binary counter daniel 3
help in reading a large text file using verilog. Alangs Kannan 19
VHDL Guitar Effects "Pedal" Daniel 12
Accessing dut variables in testbench : VHDL Muhammad Tahir R. 4
Calculator from keyboard display 7seg Ali R. 10
Adaptive huffman algorithm in vhdl Robin 3
U250 flashing unsuccessful Pi N. 0
connecting components together Durko Rurko 1
VexRiscV system with GDB-Server in Hardware BLangOS 4
Modelsim Altera verilog Error state emory exceed but i'm pretty sure there's plenty of space left Steve W. 0
simulation in gowin fpga designer Mozhgan R. 3
Please provide source code Mayank 11
Digital Clock Manager Divya P. 3
high impedance use others Daniel C. 2
Creating csync for external pixelbus Joey O. 6
Help with system description Daniel C. 13
Interfacing Nexys2 FPGA with DAC8811 - coding issue Divya P. 5
VHDL: BCD to Sevensegment Tobias Hagenaars 7
RCA Testbench returns XXXXXXXX for 32 bit adder Hakim M. 3
The never seen SBC + FPGA board- VAAMAN! Vicharak 1
ModelSim memory allocation failure FPGA guy 11
How to add two signals of type std_logic Ashok M. 6
Interfacing 4x4 keypad with 16x2 LCD on FPGA using VHDL Sebastian M. 1
How to implement lookup table in VHDL Were to lookup? 7
Adding a Reset reduces used LE's by 35% Karsten F. 23
gnerating data flow diagrams from c code James Yunker 6
Verilog Code for 4 32 bit numbers sorting in Ascending order Chaitanya Bommu 15
How to use FPGA to drive TFT LCD Cliff W. 11
Synchronous two PWM signals generator Stas I. 3
Optimising size and speed Muhammad Tahir R. 5
I need to clarify a question about verilog Black 6
HELP- VHDL model of the PULSE TIMER Sandra L. 2
Read Bitmap Color depth 4 Bits Guest 6
VHDL Bitmap editing hardwarebär 4
locked VHDL Projekt Guest 3
VHDL project Paul 11
package and procedure Dang T. 2
Executing ONERROR command at macro ./halfadder_simu.do line 6 RAMA 1
Error loading design (Modelsim student version) Keltuzad 64
Types do not match between component and entity at Simulation on Modelsim Nima 8
vcom-1576 error with expecting BEGIN SilentRoar 5
*HELP VHDL CODE * MariosBon 19
Help creating a SPI state machine in VHDL Michael N. 2
Led matrix VHDL Nathex 12