Error when running modelsim

Mart Bent Guest 2021-01-06 19:49 #6540159

Rate this post

•	▲ useful ▼ not useful

Hello,

for a school assignment I have to design a small ALU in vhdl which is 
able to run some basic instructions, this is made in quartus II web 
edition.

When I compile and analyze the file with quartus no syntax errors are 
found, but when running the model sim I get an syntax error.

I have already tried renaming the variables of the entity and re writing 
the code in different ways but I just cant get it to work.

This is the error displayed in the modelsim log:

# do ALU.do
  # ** Warning: (vlib-34) Library already exists at "work".
  #
  # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 
2012
  # -- Compiling module ALU
  #
  # Top level modules:
  #   ALU
  # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 
2012
  # -- Compiling module ALU_vlg_sample_tst
  # -- Compiling module ALU_vlg_check_tst
  # ** Error: ALU.vt(62): near ",": syntax error, unexpected ','
  # ** Error: c:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
  # Executing ONERROR command at macro ./ALU.do line 4

I have attached the vhdl file and the generated vt file.

Thanks and regards,

Mart

Attached files:

ALU.vt (10.1 KB)
ALU.vhd (1.1 KB) | highlighted code

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2021-01-06 20:34 #6540211

Rate this post

•	▲ useful ▼ not useful

Mart Bent wrote:
> I have already tried
Trying is not really a useful or reliable way to get to a desired point.

Never ever do this:

use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

Both math libs std_logic_xxx and numeric_std define some similar data 
types and some similar artihmetic operations with them. You will 
encounter some strange problems and weird behaviour now and then.
A hint: only use the numeric_std. It has and it can all you need.

I see some "tricks" due to that:

       tempoutput <=  std_logic_vector(ieee.numeric_std.unsigned(opcode(2 downto 0))) or tempoutput;



> # ** Error: ALU.vt(62): near ",": syntax error, unexpected ','
Where is line 62?

> When I compile and analyze the file with quartus no syntax errors are
> found, but when running the model sim I get an syntax error.
Strange: a Verilog testbench and a VHDL module. What the heck!
Do you have mixed language support with your Modelsim license?

Reply Quote Edit Delete Report post

Homework_Service @ Nightshift Guest 2021-01-06 22:33 #6540333

Rate this post

•	▲ useful ▼ not useful

module ALU_vlg_check_tst (
  output,
  sampler_rx
);

input [7:0] output;
wire [7:0] output;
...

Problem:
You use output as name, but it is a reserved keyword in verilog.

Solution:
Rename your signals named "output".

Hint:
Replaceing all "output" in the file will NOT do the trick (-:

Reply Quote Edit Delete Report post

Homework_Service @ Nightshift Guest 2021-01-06 22:35 #6540334

Rate this post

•	▲ useful ▼ not useful

Hint2:
Here is the list with the reserved keywords 
http://www.csit-sun.pub.ro/courses/Masterat/Materiale_Suplimentare/Xilinx%20Synthesis%20Technology/toolbox.xilinx.com/docsan/xilinx4/data/docs/xst/verilog10.html 
just to prevent you from renaming from "output" to another reserved 
keyword.

Reply Quote Edit Delete Report post

Homework_Service @ Nightshift Guest 2021-01-06 22:41 #6540339

Rate this post

•	▲ useful ▼ not useful

But indeed, very strange, the ALU.vt was generated by Altera Tools ans 
does not respect keywords.

Lothar M. wrote:
> Strange: a Verilog testbench and a VHDL module. What the heck!
> Do you have mixed language support with your Modelsim license?

Works with the free Modelsim Intel FPGA Starter Edition 2020.1

Reply Quote Edit Delete Report post

Mart B Guest 2021-01-06 23:40 #6540391

Rate this post

•	▲ useful ▼ not useful

Homework_Service's solution worked! I renamed the output signal to a 
other name and the simulation worked fine. Thanks everyone for helping 
me out.

Regards,

Mart

Reply Quote Edit Delete Report post

Homework_Service @ Nightshift Guest 2021-01-07 01:23 #6540438

Rate this post

•	▲ useful ▼ not useful

Thanks for the feedback, good luck!

Greetings,
gustl

Reply Quote Edit Delete Report post

nexus Guest 2022-03-20 10:37 #7008958

Rate this post

•	▲ useful ▼ not useful

# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Executing ONERROR command at macro ./aa.do line 3

Error.

************************************************************************ 
***

onerror {exit -code 1}
vlib work
vlog -work work aa_top.vo
vlog -work work Waveform.vwf.vt
vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 
220model_ver -L sgate_ver -L altera_lnsim_ver work.aa_top_vlg_vec_tst
vcd file -direction aa.msim.vcd
vcd add -internal aa_top_vlg_vec_tst/*
vcd add -internal aa_top_vlg_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f

Reply Quote Edit Delete Report post