EmbDev.net

Forum: FPGA, VHDL & Verilog How to make a ıncrementer


von Nico (Guest)


Attached files:

Rate this post
useful
not useful
Hello, how can I write the incrementer in this diagram with vhdl?

von Dussel (Guest)


Rate this post
useful
not useful
The easiest way would be with a text editor, like Geany or Notepad++, 
but the simple editor in Windows will also do. There are also Vim and 
Emacs, but I wouldn't recommend them.
Another, rather funny way would be handwriting and OCR, but I doubt many 
people do it that way. :-)

von Nico (Guest)


Rate this post
useful
not useful
I'm using Notepad, but I didn't really want to ask this question. I 
wanted to ask how to write incrementer structure with vhdl language.

von Dussel (Guest)


Rate this post
useful
not useful
The first and easiest step is to define the entity with its ports. In 
the second step, the architecture is defined. How should ouput(s) react 
to the input and how can this be achieved.
The syntax of a vhdl file with entity and architecture can be found all 
over the internet, but here a quick structural example:
1
library IEEE;
2
3
use ieee.std_logic_1164.all;
4
use ieee.numeric_std.all;
5
6
entity incrementer is
7
  port(
8
    -- Input and output ports here
9
  );
10
end entity;
11
12
architecture rtl of incrementer is
13
begin
14
  
15
  -- Behaviour description here
16
    
17
end architecture;
Sometimes the vhdl formatting is broken. I cannot change that.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig