EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL error issue "Static elaboration of top level VHDL design unit in library work failed."


von abith itty jacob (Guest)


Rate this post
useful
not useful
Static elaboration of top level VHDL design unit in library work failed.

why could this happen?
I created a testbench and vhdl code for command framing. through 
testbench passing input to vhdl. but i get the error like this

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
abith itty jacob wrote:
> but i get the error like this
What part of the toolchain is reporting that error?

> why could this happen?
There may be a problem within the unknown source code. You know its 
fairly tricky for a medic to find out whats wrong, when you only say "It 
hurts!" without adding more detaild information...

: Edited by Moderator
von M.U.M. (Guest)


Rate this post
useful
not useful
abith itty jacob wrote:
> why could this happen?

see manual of your toolchain

von dfgh (Guest)


Rate this post
useful
not useful
This might be as simple as a syntax error.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig