Guest
#7106218
Static elaboration of top level VHDL design unit in library work failed. why could this happen? I created a testbench and vhdl code for command framing. through testbench passing input to vhdl. but i get the error like this