EmbDev.net

Forum: FPGA, VHDL & Verilog i have this school task on vhdl code using xlinx and i don't know how to fix this code.


i have this school task on vhdl code using xlinx and i don't know how to fix this code.
von Hiii D. (Company: university) (souha)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I don’t know what’s wrong in my code especially here:
sq1<=sq1;

sq2<=sq2;

sq3<=sq3;

sq4<=sq4;

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: i have this school task on vhdl code using xlinx and i don't know how to fix this code.
von FPGA NOTFALLSEELSORGE (Guest)

Rate this post
• ▲ useful
▼ not useful 
Port your code as .vhd because it is VHDL.

Port the full task you have to do (complete picture). Especially 
figure 1 because it is mentioned in 5.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: i have this school task on vhdl code using xlinx and i don't know how to fix this code.
von FPGA Notfallseelsorge (Guest)

Rate this post
• ▲ useful
▼ not useful 
Post not port. Sorry.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: i have this school task on vhdl code using xlinx and i don't know how to fix this code.
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Try it this way:
1
sq1<=sq4;

2
sq2<=sq1;

3
sq3<=sq2;

4
sq4<=sq3;


When you see problems with that code like signals "falling thru" then 
think about the behaviour of signals in processes.

: Edited by Moderator
Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.