EmbDev.net

Topics in all forums



Subject Author Replies Last post
coding at gate level? Mark L. 5
Verilog For Counter: How to store 32 bit counter values as 4 8-bit registers ? Saraswathy S. 9
Li Ion charge only with CV - what happens vwilde 4
pimp my VC96(Voltcraft)_en Matthias S. 0
LRM. 10.4.2 non blocking synthesis Mark L. 3
Mr.Wayne Stambaugh be the PCB design contest judge? Andree A. 0
Record port map in VHDL New 3
Cpu: why only on posedge? Mark L. 6
Post-synthesis simulation, Quartus and Modelsim-Altera Reza M. Shahshahani 7
Reverse polarity via GPIO Tim 3
Task in verilog for sending the responses for respective address Sushma K. 2
Link External RAM Arduino Mega 2560 (with Arduino IDE?) Jonas B. 4
I am thinking a FPGA design with video capture Vincent Y. 3
Clear_preset flip flop inputs BK_Coder 2
UART doesn't stop transmitting and sends wrong value helloGuys 2
OS on a fpga Mark L. 12
How to generate Trigger for 500ns in Verilog ? Saraswathy S. 0
locked Hi everybody! Nathan J. 3
initializing oled display using vhdl Alex H. 2
code transfer from iar to gcc compiler Cetin Cetn 2
Designated Number Counter and Cycle counter 2 Digit Jason Wang 13
FT4222H Problem avi 1
Interfacing ADC with FPGA Varun Chitransh 3
What microcontroller is this? [image] Tim 8
Simulink Voltage-to-Frequency Converter on matlab. Bùi Cường 3
oscillator 50MHz Dima Potapov 5
AIL EATON 2075B-205 DH6SBN 1
New to VHDL Need help with this assignment James Yang 8
APA102 led strip with altera DE2-115 Board Peter 3
Quartus II TCL script to try multiple fitter seed settings? andi6510 4
flop-flop simulation in ModelSim Dima Potapov 19
locked GS8208 LED Strip is controlled by Arduino Daisy Xu 1
is at left hand side of signal assignment statement. Wilson Torres 2
Simple Test of Chans Lib STM32 SD CARD SPI + FAT (Chan) 0
Control brightness of LEDs using VHDL Tanjila Tahsin 1
16-bit ALU from 1- bit ALU Mitsos Mitsos 3
Syntax Error Rectification Rejoy Mathews 0
Microprocessor Datapath FSM Controller Ed Hower 0
Xilinx Custom IP accessing 16-bit bram gundamz2001 2
Learning FPGA DE10 Nano Nirav Shah 3
ADC on DEO NANO not working chinmaye 3
locked HELP VHDL code for ADC at FPGA vicky d. 13
How about a low pass filter followed by LTC6085 and then to the ADC KW40Z sound? Elijah Clark 2
Self-Inductance calculation Nico N. 0
Verilog Data Type Rejoy Mathews 2
reading from micro-controller Sarah John 2
what is this ? Ritesh Kakkar 6
ERROR:HDLCompiler:1440 : Non-constant loop condition not supported for for TienNguyen 5
Verilog task yield "x" for a variable in a timestep Frank Li 4
FPGA image fusion & stereo vision Karamazov 4
bits_counter meido 4