EmbDev.net

Forum: FPGA, VHDL & Verilog facing intra clock path setup violations


Author: jose (Guest)
Posted on:

Rate this post
0 useful
not useful
hello ecveryone,

i am working on a project where i am sending data from fpga (zynq) to
linux pc at 125 MHZ  and everything worked fine. when i moved to higher
frequency 250 MHZ (because next step of development is to add a hardware
that works at higher frequency) i am facing intra clock path setup
violations. and this happens inside a interconnect that has 1 slave
(input with  freq f1)and 2 master(output with  freq f1 and f2). the 2
master function at different frequency . the violations occur in one of
the master output between the signals inside couplers module and the
frequencyis same

things i tried...
1)added axi register slice at each interface of interconnect.
2)changed optimisation statergy  option of interconnect.
3)opt design in implementation settings.

none of the above worked.
looking for your valuable suggestions.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig