i want to translate this function of arduino to vhdl, "OS" is a called to another function.
:
Edited by User
VHDL is a hardware description language, you can't map a C function to VHDL to synthesize for FPGA/ASIC
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.