Ok, so  if I understand correctly adding negedge is a bad idea here

Mark L. wrote:
> wondering why we should wait on a posedge to restrict the execution flow.
How do you expect to get a working adresscounter without a clock? (a 
hint: a "combinatorial loop" is usually not desirable in a design).
How would you read code without an consistent adresscounter?

Mark L. wrote:
> Ok, so  if I understand correctly adding negedge is a bad idea here
It virtually doubles the clock frequency in your design. Because it 
leaves you only half the time to setup for the next active clock edge.
In fact due to an asymmetric clock it's a little bit more than factor 2.

I get it,
So with a negedge, the whole system becomes unpredictable, but may work 
if everything is perfectly timed. And that would be insane to rely on 
such a system (correct?)

The more I progress, the more I realize the kind of hobby I am into.

Thanks

Mark L. wrote:
> So with a negedge, the whole system becomes unpredictable
No, it's perfectly predictable as long as you specify the clock 
correctly to the toolchain.

When having only one active clock edge (only rising or falling) and your 
logic needs 10ns to get stable then you get something around 100MHz.

When using both edges as active edges and your logic needs 10ns to get 
stable, then you need that time between two consecutive edges, then you 
must halve your clock frequency to 50MHz.

So at the end nothing is won.

I get it now.

Thank you so much Lothar, your help is invaluable.