Clear_preset flip flop inputs

BK_Coder Guest 2018-06-13 23:11 #5454415

Rate this post

•	▲ useful ▼ not useful

Hi All

If I am writing a VHDL code, for a flip flop that includes clear and 
reset inputs, both active when 'low', how do i make provision for this 
for the case when clear = 0 and preset=0, that is the case that produces 
invalid output (ie to be excluded/avoided). Do i just exclude defining 
this logic in the code? or should i code logic statements that instruct 
VHDL to avoid this situation of these inputs being both active same 
time? e.g. IF (clr = '0' and pres='0') then. .......

Regards
Bk

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Vancouver Guest 2018-06-14 10:41 #5454779

Rate this post

•	▲ useful ▼ not useful

Make your FF module 'waterproof'. Catch this condition inside the module 
and decide what to do, e.g. ignoring (no state change), giving priority 
to clear, whatever. If this condition may drive your design in an 
undefined state, you have to handle it.

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2018-06-14 11:01 #5454805

Rate this post

•	▲ useful ▼ not useful

BK_Coder wrote:
> If I am writing a VHDL code, for a flip flop that includes clear and
> reset inputs
Are those inputs synchronous or asynchronous inputs?

If the second, then there will be big trouble toget the design running 
properly...

> for a flip flop that includes clear and reset inputs
Indeed you only have exactly those flipflops already installed on the 
FPGA. So have a close look to the data sheet of your specific FPGA.

Have a look there and try something similar with your toolchain:
Beitrag "Re: Hardware mit VHDL "richtig" beschreiben."
Try Google translate, its German... ;-)