Hi, I read the LRM 1800-2017, section 4 and section 10.4.x The standard keeps talking about what the simulator does in case of non blocking assignment in regard with the event regions. But how does this translate at the hardware level? the simulation does a lot of things but the more I read, the more I wonder if there is a risk of a mismatch between simulation and synthesis. For example, if I have five parallel always block fighting to update a common value (synthesizable mutex) how will that be implemented in hardware? Will the standard be respected and will each non blocking update be executed in the absolute order they appeared? I am now full of doubts, please help
:
Edited by User
Mark L. wrote: > But how does this translate at the hardware level? You have one design description (your code). This is used by the simulator (compile+execute) for simulation. The same code is also used by the synthesizer (uually the tool from your FPGA vendor) to activate the right connections in your FPGA. The code is the same, but both tools (simulator and syntesizer) are unrelated. Duke
Watch this topic
Disable multi-page viewPlease log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.