EmbDev.net

Forum: FPGA, VHDL & Verilog 16-bit ALU from 1- bit ALU


Author: Mitsos Mitsos (Company: mitsos) (mitsos)
Posted on:
Attached files:

Rate this post
0 useful
not useful
i want to make a 16 bit alu with ripple carry adder using 1 bit alu as 
component. The 1 bit alu must perform addition, subtraction, and, or, 
xor, nor. It contains 3 multiplexers: ainvert, binvert and operation. I 
am trying to create the 16 bit alu but many errors occur and i dont 
really know what to do to fix them... Can someone explain what goes 
wrong?

: Edited by User
Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
Start time: 09:27:37 on May 08,2018
vcom ALU1.vhd
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fulladd
-- Compiling architecture logic of fulladd
-- Compiling entity substraction
-- Compiling architecture sub of substraction
-- Compiling entity ALU1
-- Compiling architecture Structural of ALU1
-- Compiling entity Ripple_Adder
-- Compiling architecture Structural of Ripple_Adder
###### ALU1.vhd(109): A1: ALU1 port map( A(0), B(0), Cin, S(0), c1);
** Error: ALU1.vhd(109): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
** Error: ALU1.vhd(109): Signal "c1" is type ieee.std_logic_1164.STD_LOGIC; expecting type std.STANDARD.BIT.
** Error: ALU1.vhd(109): (vcom-1035) Formal port "Aiv" has OPEN or no actual associated with it.
...
...
...
** Error: ALU1.vhd(126): VHDL Compiler exiting
End time: 09:27:37 on May 08,2018, Elapsed time: 0:00:00
Errors: 49, Warnings: 0

Line 109 is:
A1: ALU1 port map( A(0), B(0), Cin, S(0), c1);

The definition of ALU1 is:
component ALU1 is
    Port ( Oper:in STD_LOGIC_VECTOR(2 DOWNTO 0);
       a, b, Cin: in STD_LOGIC;
       Biv ,Aiv: in BIT;
        R, Cout: out STD_LOGIC);
end component;

So the compiler expect 8 arguments, but only get 5.
And he complains the type mismatch.

Duke

Author: mitsos (Guest)
Posted on:

Rate this post
0 useful
not useful
Yes i saw this too and i fixed it. Having fixed this does the existing 
code perform all the functions of an 16-bit alu?
thank you for your time!

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig