Forum: FPGA, VHDL & Verilog Post-synthesis simulation, Quartus and Modelsim-Altera

Author: Reza M. Shahshahani (Company: SBU) (shahshahani86)
Posted on:

Rate this post
0 useful
not useful
Dear all
I have synthesized my VHDL-coded design in Quartus v17 and have the 
netlist (vho) file. But the problem is that after synthesis, my design 
data ports in the resulting netlist file has changed from signed to 
std_logic_vector. What's the problem? How can I resolve this issue?

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
Reza M. S. wrote:
> How can I resolve this issue?
Don't do a Post-Whatever-Simulation. It's useless. Perform a behavioural 
simulation and use proper constraints. That's all you need.

> How can I resolve this issue?
Use std_logic in your ports. To use std_logic in ports is an unofficial 
industry standard.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig