EmbDev.net

Forum: FPGA, VHDL & Verilog initializing oled display using vhdl


von Alex H. (alex_hanson)


Attached files:

Rate this post
useful
not useful
HI!

I'm trying to use a LCD project in my own project but i dont really 
understand this project especially with the counters and timers

I have uploaded the file and the datasheet for the oled_display!

I hope I can get a clarification for this

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Attached files:

Rate this post
useful
not useful
Alex H. wrote:
> i dont really understand this project especially with the counters and
> timers
What about doing a simulation of that design and analyze its behaviour? 
The only thing your testbench must supply is a clock and the reset.

By looking at the code i see something like that:
1
    if rising_edge(clk) and cnt < 1000000 then
2
      cnt <= cnt + 1;
3
    elsif rising_edge(clk) and cnt = 1000000 then
And by seeing that I urge you to take that display control code more as 
a "how-not-to" example...

> I have uploaded the file and the datasheet for the oled_display!
Thats obviously a straight forward HD44780 compatible interface. You can 
find lots of code for controlling such displays.
By comparing the simulation results to the data sheet I see some 
potential to improve timings...


BTW: when attaching *.vhdl files instead of *.txt files some kind of 
magic named "syntax highlighting" happens.

: Edited by Moderator
von Theor (Guest)


Rate this post
useful
not useful
Please ask specific questions.

Generic questions like yours will lead in consequence either to us doing 
it for you or explaining you the whole thing. This is not considered the 
purpose of that forum.

Thank you.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.