EmbDev.net

Forum: FPGA, VHDL & Verilog is at left hand side of signal assignment statement.


is at left hand side of signal assignment statement.
von Wilson T. (Company: ECCI University) (will_t)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
hello !, I have a small problem with this code, I have 4 parallel inputs 
coming from the FPGA switches. what I try to do is something similar to 
a shift register, an FPGA button will simulate a clock signal, when I 
press it for the first time, the data that enters parallel must make a 
shift, example (if you enter "0101", when pressing the button the first 
time a bit must be sent to the left, that is to say "1010", when it is 
pressed for the second time "0101" and so on). For this I used ROL, but 
I do not know how to do the increments of the ROL, I tried to use a beat 
counter of the clock button but it gives me the following error:

Line 31. Variable 'cnt' cnt is at left hand side of signal assignment 
statement.

Use 4 LEDs to see the Original input (RD_out) and other 4 LEDs (RD_out2) 
to see the ROLE in the data.

Thank you in advance for your help,

Best regards!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: is at left hand side of signal assignment statement.
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Wilson T. wrote:
> an FPGA button will simulate a clock signal
Hopefully it's debounced!

> For this I used ROL, but I do not know how to do the increments
What's the hardware you are describing with this VH-Description-L 
code? Do you have a sketch of that hardware on paper? Or at least a 
picture of that hardware in mind?
Or do you try to "program" and use some kind of VH-Programming-Language?

A PISO usually has only 1 serial output. And this could be selected with 
your counter and a multiplexer:
Ser_out<=Serie(cnt);

But be aware that cnt runs out of the borders of that array very fast. 
You must reset cnt to 0 when it reaches the top border of the array.

EDIT:
Assignments to variables are done with :=
I suppose to use signals.

All together I would do it much like this way by adding an output which 
is high at the first bit of the serial protcol:
1
library IEEE;

2
use IEEE.STD_LOGIC_1164.ALL;

3
use IEEE.NUMERIC_STD.ALL;

4
5
entity convertparal_serie is 

6
7
  port (inDCBA: in  std_logic_vector (3 downto 0);  -- 4 inputs

8
        reloj:  in  std_logic;                      -- some kind of clock

9
        outSER: out std_logic;                      -- serial output

10
        bit0:   out std_logic);                     -- marker for first bit

11
12
end convertparalelo_serie;

13
14
architecture Behavioral of convertparal_serie is

15
16
  signal cnt: integer := 0;

17
18
begin

19
20
  -- cycling counter from 0 to 3 

21
  process (reloj) begin

22
    if reloj'event and reloj='1' then

23
      if cnt=3 then cnt <= 0

24
      else          cnt <= cnt + 1;

25
      end if;

26
    end if;

27
  end process;

28
29
  -- multiplex the parallel inputs to the serial output

30
  outSER <= inDCBA(cnt);

31
32
  -- signal the outer component that bit 0 is transmitted

33
  bit0 <= '1' when cnt=0 else '0';

34
35
end Behavioral;


  


  



  

  
:
    Edited by Moderator
  

  


  

    Report post Edit Delete Quote selected text Reply Reply with quote
  







      

      


    

    

       Watch this topic

      |
         Disable multi-page view

    

        


Please log in before posting. Registration is free and takes only a minute.



  Existing account

  


  
  

  
    

      

        
          
        
        
          
        
      

      

        
          
        
        
          
        
      

    


    
    
    





  Do you have a Google/GoogleMail account? No registration required!

  Log in with Google account
  





  No account? Register here.