RCA Testbench returns XXXXXXXX for 32 bit adder

Hakim M. OP (Company: student) #6883707
Rate this post
• ▲ useful
▼ not useful 
I dont know why my testbench is returning unknowns for subtraction in 
the ALU RCA. Am trying to do B XOR Cin to perform subtraction according 
to the diagram:

https://www.electronicshub.org/wp-content/uploads/2015/06/Parallel-subtactor-and-adder.jpg
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
-gb- Guest #6884571
Rate this post
• ▲ useful
▼ not useful 
Well, there are many errors.

temp_b is a std_logic, but you drive it parallel with 32 signals which 
results in a conflict indicated by X in simulation.

Component FA is not included in your post.

overflow and carry outputs will only pulse for a very short time.

Too complicated testbench. This should be done much simpler, i attached 
gb_arith_tb.vhd as an example.

But the circuit in the linked image simulates fine.
Attached files:
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.