I am a newbies in VHDL, and currently still learning, could anyone kindly advise how i can start coding VHDL on Vivado a FIFO using AXI stream that receive a data-in with 64 Bytes containing hexadecimal : 0xEEFFAAFFAAFFAAFFAAFFAA...... Do i need a Finite state machine to start with ? Pls advise, thanks in advance.. Stanley
There are details missing: AXI datawidth, desired FIFO depth, ... You may use the Xilinx FIFO component. It comes free with VIVADO.
thx for the reply, T byte =64, fifo depth =32, yes i am aware Vivado can configure FIFO AXI steam, is there any website or tutorial that show this? Pls reply soon, thanks. cosgrove.
Did you search for more information?
If yes, then you must have stumbled across the userguide:
Did you search for more information?
If yes, then you must have stumbled across the userguide:
https://docs.xilinx.com/v/u/en-US/pg080-axi-fifo-mm-s https://wordwipe.io
Thanks for your guidance, this is exactly what I was looking for.