EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL WatchDog/(One-Shot)


von Alexander S. (Company: Home) (alex_isr)


Attached files:

Rate this post
0 useful
not useful
Attached ModelSim VHDL design of WatchDog/(One-Shot).

Regards Alex.

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
Alexander S. wrote:
> Attached ModelSim VHDL design of WatchDog
Pls attach the VHDL source file as a *.vhd or *.vhdl file. Then it can 
be read witout unpacking on mobile devices also.

von Alexander S. (Company: Home) (alex_isr)


Attached files:

Rate this post
0 useful
not useful
Pls attach the VHDL : See attached files.

von Duke Scarring (Guest)


Rate this post
0 useful
not useful
Alexander S. wrote:
> See attached files.
Thanks.

Using both clock edges in a design is calling for trouble. In your 
watchdog design it is absolutley not necessary:
process (ClockIn)
begin
if ClockIn'event and ClockIn = '0' then
...
 RequestRise_Process:
process (ClockIn)
begin
 if(ClockIn'event and ClockIn = '1') then

I prefer maximum readability of vhdl sources, so I use more indentation 
an rising_edge() for clocks.

Duke

von Alexander S. (Company: Home) (alex_isr)


Attached files:

Rate this post
0 useful
not useful
Duke Scarring wrote:
> Alexander S. wrote:
>> See attached files.
> Thanks.
>
> Using both clock edges in a design is calling for trouble. In your
> watchdog design it is absolutley not necessary:
>
> process (ClockIn)
> begin
> if ClockIn'event and ClockIn = '0' then
> ...
>  RequestRise_Process:
> process (ClockIn)
> begin
>  if(ClockIn'event and ClockIn = '1') then
> 
> Duke

 You're right .

 It's my old design.

 Flip Flops does not work by clock's Fall  , synthesis tools must add 
some components for invert clock.

 See attached design after repair.

 Regards Alex.

: Edited by User

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig