EmbDev.net

Forum: FPGA, VHDL & Verilog Vhdl project: mini-router


Vhdl project: mini-router
von Lucy (Guest)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I have a project about a mini router, I wrote the source code and the 
testbech and it seems to work, but I'm not sure everything is correct 
because I'm new in vhdl codes. Could someone please check it? I ll share 
my codes and the test of the project.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von Dr. Emmett L. Brown (Guest)

Rate this post
• ▲ useful
▼ not useful 
For debug/verifying purposes, it woulde be fine to have an additional 
output whichs tells the sourceport (Link1 or link2) of the routed data.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von Luciana (luciana)

Rate this post
• ▲ useful
▼ not useful 
Dr. Emmett L. Brown wrote:
> For debug/verifying purposes, it woulde be fine to have an additional
> output whichs tells the sourceport (Link1 or link2) of the routed data.

1:So you think my work is ok, right? You are just suggesting me how to 
improve it?
2: Should I add the 2 output ports to the entity of the mini router?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von Dr. Emmett L. Brown (Guest)

Rate this post
• ▲ useful
▼ not useful 
Luciana wrote:
> Dr. Emmett L. Brown wrote:
>> For debug/verifying purposes, it woulde be fine to have an additional
>> output whichs tells the sourceport (Link1 or link2) of the routed data.
>
> 1:So you think my work is ok, right? You are just suggesting me how to
> improve it?

No, not to improve it, just to make it test-able.
See Design for test: https://en.wikipedia.org/wiki/Design_for_testing

Test coverage is also important, and have a look to UVVM: 
https://emlogic.no/uvvm/

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von vancouver (Guest)

Rate this post
• ▲ useful
▼ not useful 
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;

Never use both of them. Numeric is suffcient.

Besides that, I don't see any problems (assuming to simulation results 
are correct). But get used to write source code comments in english, so 
everybody can understand them :-)

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von Luciana (luciana)

Rate this post
• ▲ useful
▼ not useful 
thank you very much

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Vhdl project: mini-router
von Broccoliliving B. (Company: word wipe) (broccoliliving)

Rate this post
• ▲ useful
▼ not useful 
Dr. Emmett L. Brown wrote:
> Luciana wrote:
>> Dr. Emmett L. Brown wrote:
>>> For debug/verifying purposes, it woulde be fine to have an additional
>>> output whichs tells the sourceport (Link1 or link2) of the routed data.
>>
>> 1:So you think my work is ok, right? You are just suggesting me how to
>> improve it?
>
> No, not to improve it, just to make it test-able.
> See Design for test: https://en.wikipedia.org/wiki/Design_for_testing 
https://drivemad.io/home
>
> Test coverage is also important, and have a look to UVVM:
> https://emlogic.no/uvvm/

I agree with you, it is best to choose one or the other and never 
combine them. The use of numbers is adequate.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.