Can anyone help me to solve this verilog(beginner) question or suggest me any source for solving

Omar K. (omar17) OP (Company: Middle East University) 2020-10-22 15:17 #6450015

Rate this post

•	▲ useful ▼ not useful

** Write the MCU super-loop version (state-machine with fixed heartbeat) 
of the following code:

while(1) {
   wt(2);
   wt(6);
   wt(4);


**Then, Consider above question. Replace:

AA() with aa = bb + cc;
BB() with bb = aa * cc;
CC() with cc = bb - aa;

and write the corresponding Verilog RTL.

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2020-10-22 19:19 #6450349

Rate this post

•	▲ useful ▼ not useful

Omar K. wrote:
> wt(2);
What means that? Is it a delay like "wait for 2 clocks"?

> and write the corresponding Verilog RTL.
As a VHDL guy I would search the internet how a FSM is coded in Verilog. 
The search would not last long as this is a very basic thing. Then one 
counter for the delay. Thats all folks.

So start with something, then ask a particular question when you 
encounter specific problems. But it won't work here to wait for someone 
doing your homework.

Reply Quote Edit Delete Report post