Can anyone help me to solve this verilog(beginner) question or suggest me any source for solving

Omar K. OP (Company: Middle East University) #6450015
Rate this post
• ▲ useful
▼ not useful 
** Write the MCU super-loop version (state-machine with fixed heartbeat) 
of the following code:
1
while(1) {

2
   wt(2);

3
   AA();

4
   wt(6);

5
   BB();

6
   wt(4);

7
   CC();

8
}


**Then, Consider above question. Replace:

AA() with aa = bb + cc;
BB() with bb = aa * cc;
CC() with cc = bb - aa;

and write the corresponding Verilog RTL.
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Lothar M. Moderator (Company: Titel) #6450349
Rate this post
• ▲ useful
▼ not useful 
Omar K. wrote:
> wt(2);
What means that? Is it a delay like "wait for 2 clocks"?

> and write the corresponding Verilog RTL.
As a VHDL guy I would search the internet how a FSM is coded in Verilog. 
The search would not last long as this is a very basic thing. Then one 
counter for the delay. Thats all folks.


So start with something, then ask a particular question when you 
encounter specific problems. But it won't work here to wait for someone 
doing your homework.
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.