EmbDev.net

Forum: FPGA, VHDL & Verilog beginner question on gate level d flip flop simulation


beginner question on gate level d flip flop simulation
von Jimmy Z. (itchimp)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I am trying to simulate the gate level classic d flip flop using 
verilog...
I know I could stick to its behavior level ... but that is not what I 
wanted to do ...

so far I have problem with the connections that wires output back into 
input ports... the error message generally reads like " invalid l-value 
"

I am aware that Icarus verilog simulator do not like output feedback, so
I am wondering if gate level simulation of classic d flip flop is even 
possible?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: beginner question on gate level d flip flop simulation
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Jimmy Z. wrote:
> the error message generally reads like " invalid l-value "
Who generates that message with which code at what stage of processing?

> that Icarus verilog simulator do not like output feedback
I'm wondering why this should have something to do with "like" or 
"dislike"...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.