EmbDev.net

Forum: FPGA, VHDL & Verilog beginner question on gate level d flip flop simulation


von Jimmy Z. (itchimp)


Attached files:

Rate this post
0 useful
not useful
I am trying to simulate the gate level classic d flip flop using 
verilog...
I know I could stick to its behavior level ... but that is not what I 
wanted to do ...

so far I have problem with the connections that wires output back into 
input ports... the error message generally reads like " invalid l-value 
"

I am aware that Icarus verilog simulator do not like output feedback, so
I am wondering if gate level simulation of classic d flip flop is even 
possible?

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
Jimmy Z. wrote:
> the error message generally reads like " invalid l-value "
Who generates that message with which code at what stage of processing?

> that Icarus verilog simulator do not like output feedback
I'm wondering why this should have something to do with "like" or 
"dislike"...

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig