EmbDev.net

Forum: FPGA, VHDL & Verilog How to properly multiply signed and unsigned


How to properly multiply signed and unsigned
von signed unsigned (Guest)

Rate this post
• ▲ useful
▼ not useful 
I stumbled over this several times now and would like to know how to 
properly do this in VHDL: I have a signed number and would like to 
multiply this with a positive factor (which is given by an unsigned). 
VHDL does not allow me to multiply signed with unsigned. What I did so 
far:
- Convert unsigned into std_logic_vector
- Append leading zero bit
- Convert into signed. Since the first bit is always zero, I know no 
that the number is always positive, although represented with a signed 
type.

This process works but seems retarded to me. I googled how to do this 
properly but surprisingly didn't find a lot, although I can't believe 
I'm the only one having to do this.

Any hint on how to write this in a clean proper way?

: Moved by Moderator
Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: How to properly multiply signed and unsigned
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
signed unsigned schrieb:
> - Convert unsigned into std_logic_vector
Very bad idea, IMO.

I would convert the unsigned number also to signed and do than the 
muplitply.
If it's necessary to expand the vector size the function 'resize' will 
help.

And I strongly suggest only use the signed/unsigned types from 
ieee.numeric_std.all library.

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.