Guest
#6346575
In the verilog file attached, when I simulate it, for some reason the eqz port always remains at dont care. It is supposed to be HIGH when count becomes 0. But for some reason nothing seems to trigger it. I can't figure out what the problem is. Can someone debug the code and tell me what could be the problem? Thankyou.