Booth Multiplier Verilog code not working

Guest #6346575
Rate this post
• ▲ useful
▼ not useful
In the verilog file attached, when I simulate it, for some reason the 
eqz port always remains at dont care. It is supposed to be HIGH when 
count becomes 0. But for some reason nothing seems to trigger it. I 
can't figure out what the problem is.
Can someone debug the code and tell me what could be the problem?
Thankyou.
Attached files:

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.