Combine them into a 32-bit std_logic_vector, from there, convert it to 
signed or unsigned integer.

http://www.lothar-miller.de/s9y/categories/16-Numeric_Std

Marthy .D wrote:
> I have for example these 4 bytes that I want to convert to int .
> hex:
> [3E 29 C3 39]
Hex is like decimal and like binary just a different view of the same 
number.

An integer has 32 bits and a hex digit has 4 bits. Therefore 8 hex 
digits are exactly 32 bis and you can simply concatenate the hex values 
in some order (lets assume left to right) and interpret it as an 
integer:
hex 3e29c339 = bin 111110001010011100001100111001 = dec 1042924345
But maybe the byte order is right to left the integer value is another 
one:
hex 39c3293e = bin 111001110000110010100100111110 = dec 969091390

If this answer doesn't help you, then maybe because information is 
missing: where does that hex number come from? Is it really a hex number 
or is it just a hex view of a binary number?

Lothar M. wrote:
> hex 3e29c339 = bin 111110001010011100001100111001 = dec 1042924345
> But maybe the byte order is right to left the integer value is another
> one:
> hex 39c3293e = bin 111001110000110010100100111110 = dec 969091390

And on a PDP-11 and similar computers or processors with mixed endianess 
it would be:
hex 39c3293e = bin 001010010011111011100111000011

Marthy .D wrote:
> Hello guys!
> How can we convert a 4 byte to int in VHDL ?

https://www.xilinx.com/support/answers/45213.html

1

LIBRARY ieee;

2

USE ieee.std_logic_1164.ALL;

3

USE ieee.numeric_std.ALL;

4

entity conv_test is

5

Port ( a : in STD_LOGIC_VECTOR (7 downto 0);

6

b : out integer);

7

end conv_test;

8

9

architecture Behavioral of conv_test is

10

11

begin

12

13

b <= to_integer(signed(a));

14

15

end Behavioral;

16

17

 Regards Alex.

Alexander S. wrote:

> Port ( a : in STD_LOGIC_VECTOR (7 downto 0);

So this is just one byte … the TO asked for concatenating 4 bytes.

Besides, the diagram on Lothar's web page covers more than just one 
direction:

http://www.lothar-miller.de/s9y/categories/16-Numeric_Std

(Description is in German, but ought to be obvious enough.)

Alexander S. wrote:
> Marthy .D wrote:
>> Hello guys!
>> How can we convert a 4 byte to int in VHDL ?
>
> https://www.xilinx.com/support/answers/45213.html
>

1

2

 LIBRARY ieee;

3

 USE ieee.std_logic_1164.ALL;

4

 USE ieee.numeric_std.ALL;

5

 entity conv_test is

6

 Port ( a : in STD_LOGIC_VECTOR (7 downto 0);

7

 b : out integer);

8

 end conv_test;

9

10

 architecture Behavioral of conv_test is

11

12

 begin

13

14

 b <= to_integer(signed(a));

15

16

 end Behavioral;

17

18

  Regards Alex.

 Attached ModelSim project of next VHDL design :

1

library ieee ;

2

3

use ieee.std_logic_1164.all ;

4

use ieee.std_logic_arith.all;

5

use ieee.std_logic_unsigned.all;

6

7

entity IntegerConvert  is

8

port

9

(

10

 ClockIn,

11

 nResetIn

12

                     : in std_logic;

13

 DataIn                                                                         -- Data for convert

14

                     : in std_logic_vector(15 downto 0);

15

 DataOut                                                                         -- Data Out

16

                     : out std_logic_vector(15 downto 0)

17

 );

18

end IntegerConvert;

19

20

architecture  ArchIntegerConvert of IntegerConvert is

21

signal Data : integer range 0 to 65535 := 0;

22

begin

23

24

 Name_Process:

25

process (ClockIn )

26

begin

27

 if(ClockIn'event and ClockIn = '1') then

28

  case nResetIn is

29

   when '0' =>

30

    Data     <= 0;

31

    DataOut <= (others => '0');

32

   when others =>

33

    Data     <= conv_integer(signed(DataIn));                -- Convert 4 Bytes to integer

34

    DataOut <= conv_std_logic_vector(Data,16);               -- Convert integer to 4 Bytes

35

  end case;

36

 end if;

37

end process  Name_Process;

38

39

end ArchIntegerConvert;

 Regards Alex.

 P.S.

conv_integer  conv_std_logic_vector in real design isn't need be 
clockable.
 It's only exapmle of usebility of convert in VHDL.

Alexander S. wrote:
> It's only exapmle of usebility of convert in VHDL.
Do not use the old fashioned and obsolete synopsys arithmetic libs!
Use the  IEEE 1076.3 numeric_std instead.
And never ever use both togehter!

See that:
http://www.lothar-miller.de/s9y/categories/16-Numeric_Std
Its German, but Google translate helps out with a very readable 
translation:
https://translate.google.com/translate?hl=de&sl=de&tl=en&u=http%3A%2F%2Fwww.lothar-miller.de%2Fs9y%2Fcategories%2F16-Numeric_Std

Besides:

Alexander S. wrote:
> DataOut <= conv_std_logic_vector(Data,16);               -- Convert
> integer to 4 Bytes

16 bits just makes for two bytes …

Jörg W. wrote:
> Besides:
>
> Alexander S. wrote:
>> DataOut <= conv_std_logic_vector(Data,16);               -- Convert
>> integer to 4 Bytes
>
> 16 bits just makes for two bytes …

 You are righ :

1

library ieee ;

2

3

use ieee.std_logic_1164.all ;

4

use ieee.std_logic_arith.all;

5

-- use ieee.std_logic_unsigned.all;

6

7

entity IntegerConvert  is

8

port

9

(

10

 ClockIn,

11

 nResetIn

12

                     : in std_logic;

13

 DataIn                                                                         -- Data for convert

14

                     : in std_logic_vector(31 downto 0);

15

 DataOut                                                                         -- Data Out

16

                     : out std_logic_vector(31 downto 0)

17

 );

18

end IntegerConvert;

19

20

architecture  ArchIntegerConvert of IntegerConvert is

21

signal Data :  integer range 0 to 2147483647 := 0;

22

begin

23

24

 Name_Process:

25

process (ClockIn )

26

begin

27

 if(ClockIn'event and ClockIn = '1') then

28

  case nResetIn is

29

   when '0' =>

30

    Data     <= 0;

31

    DataOut <= (others => '0');

32

   when others =>

33

    Data     <= conv_integer(unsigned(DataIn));                            -- Convert 2 Bytes to integer

34

    DataOut <= conv_std_logic_vector(Data,32);                          -- Convert integer to 4 Bytes

35

  end case;

36

 end if;

37

end process  Name_Process;

38

39

end ArchIntegerConvert;

 Regards Alex.

 P.S.

A VHDL integer is defined from range -2147483648 to +2147483647.

https://www.edaboard.com/threads/vhdl-highest-possible-integer.247443/#:~:text=A%20VHDL%20integer%20is%20defined%20from%20range%20%2D2147483648%20to%20%2B2147483647.

Lothar M. wrote:
> Alexander S. wrote:
>> It's only exapmle of usebility of convert in VHDL.
> Do not use the old fashioned and obsolete synopsys arithmetic libs!

  convert in VHDL is not synthesizable virtual function for sintezis 
tools.
 Attached example is the only pipe line without arithmetic function.
 See attached picture and Vivado design
 Regards Alex.

Marthy .D wrote:
> How can we convert a 4 byte to int in VHDL ?
Try it that way:

1

 LIBRARY ieee;

2

 USE ieee.std_logic_1164.ALL;

3

 USE ieee.numeric_std.ALL;

4

5

 entity conv_test is

6

 Port ( a,b,c,d : in STD_LOGIC_VECTOR (7 downto 0);

7

        x,y : out integer);

8

 end conv_test;

9

10

 architecture Behavioral of conv_test is

11

 begin

12

    x <= to_integer(signed(a&b&c&d)); -- two different byte orders

13

    y <= to_integer(signed(d&c&b&a)); 

14

 end Behavioral;

Alexander S. wrote:
> convert in VHDL is not synthesizable virtual function for sintezis tools.
Where did you find this strange statement?

> convert in VHDL is not synthesizable virtual function for sintezis tools.
You do not get the trick at all?
Of course: when you use the OLD and OBSOLETE std_logic_arith, then you 
MUST use the OLD and OBSOLETE std_logic_unsigned or the OLD and 
OBSOLETE std_logic_signed also.

All I said is: use the numeric_std without any of those OLD and 
OBSOLETE Synopsys math packages.

BTW: why the heck do you add latency (aka. flipflops) to a conversion?