EmbDev.net

Forum: FPGA, VHDL & Verilog Free workshop materials: Integrating ARM Cortex M Processors into Xilinx FPGAs


von Alex W. (Company: Digilent Inc) (alexwongdigilent)


Rate this post
useful
not useful
The workshop materials include 3 hands-on labs. By completing these 
labs, you can

1. Explore the ARM Architecture in Xilinx Vivado
2. Understand the flow to implement Arm Cortex-M processors in on 
Spartan 7
3. Use the Xilinx Vivado Design Suite, and drag-and-drop ARM Cortex-M3 
soft IP on Spartan 7
4. Create a simple environmental monitoring application

Link:
https://digilent.s3-us-west-2.amazonaws.com/resources/programmable-logic/arty-s7/Integrating%2BArm%2BM1%2Binto%2BXilinx%2BFPGAs_Workbook.pdf?_ga=2.161529662.345283832.1591980418-123638491.1591980418

von Alexander S. (Company: Home) (alex_isr)


Rate this post
useful
not useful
Alex W. wrote:
>ARM Architecture in Xilinx

 For my opinion, it's two application for using ARM (or other processor) 
built in inside FPGA :

First  : you have not place on the board for external processor.

 Second : you have high speed bus such as video bus benween processor 
and FPGA.

 For other application preffered external standard processor.

 Regards Alex.

von FPGAzumSpass (Guest)


Rate this post
useful
not useful
Hi,

any more information you could give about it?

- Is the HDL opensource?
- If not, is it bound to specific device/toolversion?
- Can it be used in simulation?
- What clock rates are achievable with the Spartan 7?
- Ressource usage?
- can user instructions be added to the cpu?
- which versions of the ARM are available? You write M3 here, but 
tutorial seems to use M1?

von Christoph Z. (christophz)


Rate this post
useful
not useful
Some information about the IP core can be found on the ARM website:
https://www.arm.com/resources/designstart/designstart-fpga

> - Is the HDL opensource?

No, but it seems that it is royality free. Quote: "just a simple 
agreement", didn't found much more.

> - If not, is it bound to specific device/toolversion?

Xilinx Vivado and GoWin.

> - Can it be used in simulation?
> - What clock rates are achievable with the Spartan 7?
> - Ressource usage?
> - can user instructions be added to the cpu?


I don't know. Good questions.


> - which versions of the ARM are available? You write M3 here, but
> tutorial seems to use M1?

M1 and M3

von Alex W. (Company: Digilent Inc) (alexwongdigilent)


Rate this post
useful
not useful
> - Can it be used in simulation?
Yes. I think so.
https://developer.arm.com/docs/101483/0000/working-with-the-cortex-m3-designstart-example-design/simulation

> - What clock rates are achievable with the Spartan 7?
I think you can check when you open the core in Vivado. That is what you 
are doing in Lab 1.

> - Resource usage?
Check the ARM Cortex M3 guide 
https://developer.arm.com/docs/101483/0000/working-with-the-cortex-m3-designstart-example-design/simulation

> - can user instructions be added to the cpu?
Check the ARM Cortex M3 guide. 
https://developer.arm.com/docs/101483/0000/working-with-the-cortex-m3-designstart-example-design/simulation


> - which versions of the ARM are available? You write M3 here, but
> tutorial seems to use M1
Guide for ARM Cortex M1: 
https://developer.arm.com/docs/100211/0000?_ga=2.2970992.1916686665.1593105448-1209826936.1593105448
Guide for ARM Cortex M3: 
https://developer.arm.com/docs/101483/latest/preface?_ga=2.2970992.1916686665.1593105448-1209826936.1593105448
Getting Started with ARM Cortex M: https://youtu.be/kSaQJGSu-yI
How to use an Arm Cortex-M processor with Xilinx-based FPGAs and SoCs: 
Recording request at 
https://event.on24.com/eventRegistration/EventLobbyServlet?target=reg20.jsp&partnerref=web&eventid=1919340&sessionid=1&key=2D3AD9860439205A995DD673F19BC0DC&regTag=&sourcepage=register


Other resources link: 
https://community.arm.com/innovation/b/blog/posts/arm-innovator-adam-taylor-shares-top-20-resources-for-fpga-developers

: Edited by User
von FPGAzumSpass (Guest)


Rate this post
useful
not useful
Thanks for all the links, will check them out.

That a simulation model exists is great, even if it's very restricted 
with specific version of the core because of security.

von Alex W. (Company: Digilent Inc) (alexwongdigilent)


Rate this post
useful
not useful

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.