EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL System Reset by PLL Locked Signal


VHDL System Reset by PLL Locked Signal
von Alexander S. (Company: Home) (alex_isr)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Attached ModelSim VHDL design of System Reset by PLL Locked Signal.

Regards Alex.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
Alexander S. wrote:
> System Reset by PLL Locked Signal
You need 99 kByte attachment for a system reset? SRSLY?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von Alexander S. (Company: Home) (alex_isr)

Rate this post
• ▲ useful
▼ not useful 
Duke Scarring wrote:
> Alexander S. wrote:
>> System Reset by PLL Locked Signal
> You need 99 kByte attachment for a system reset? SRSLY?

 It's not size of file for load to the FPGA RAM, it's text of design 
with comments inside with Model Sim simulation project.

 Regards Alex.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
Modelsim simulation project?
I do a very lot of simulations, but never needed a modelsim project for 
that.
To start modelsim you need only a couple of commands:
1
vlib work

2
vcom *.vhd

3
vsim toplevel_of_testbench -gui


Inside modelsim the same:
1
add wave *

2
run -all


Please, please, please: Stop wasting bandwidth with your zip files!

Duke

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von Alexander S. (Company: Home) (alex_isr)

Rate this post
• ▲ useful
▼ not useful 
Duke Scarring wrote:
> Modelsim simulation project?
> I do a very lot of simulations

 Not only you participate in this forum.
 There are designers who do not have a simulation experience like you, 
or do it for the first time in their life.

 Regards Alex.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von -gb- (Guest)

Rate this post
• ▲ useful
▼ not useful 
Ähm ...
1
reset => locked,

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von -gb- (Guest)

Rate this post
• ▲ useful
▼ not useful 
Or not locked.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL System Reset by PLL Locked Signal
von Alexander S. (Company: Home) (alex_isr)

Rate this post
• ▲ useful
▼ not useful 
-gb- wrote:
> Or not locked.

 And I make reset synchronous with delay. It's problem.

 Regards Alex.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.