VHDL System Reset by PLL Locked SignalAttached ModelSim VHDL design of System Reset by PLL Locked Signal. Regards Alex.
Attached files:
Guest
#6312453
Alexander S. wrote: > System Reset by PLL Locked Signal You need 99 kByte attachment for a system reset? SRSLY? Duke Scarring wrote: > Alexander S. wrote: >> System Reset by PLL Locked Signal > You need 99 kByte attachment for a system reset? SRSLY? It's not size of file for load to the FPGA RAM, it's text of design with comments inside with Model Sim simulation project. Regards Alex.
Guest
#6313162
Modelsim simulation project? I do a very lot of simulations, but never needed a modelsim project for that. To start modelsim you need only a couple of commands:
Inside modelsim the same:
Please, please, please: Stop wasting bandwidth with your zip files! Duke Duke Scarring wrote: > Modelsim simulation project? > I do a very lot of simulations Not only you participate in this forum. There are designers who do not have a simulation experience like you, or do it for the first time in their life. Regards Alex.
Guest
#6313995
Ähm ...
Guest
#6313996
Or not locked. -gb- wrote: > Or not locked. And I make reset synchronous with delay. It's problem. Regards Alex. ReplyPlease log in before posting. |
