EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL System Reset by PLL Locked Signal


von Alexander S. (Company: Home) (alex_isr)


Attached files:

Rate this post
0 useful
not useful
Attached ModelSim VHDL design of System Reset by PLL Locked Signal.

Regards Alex.

von Duke Scarring (Guest)


Rate this post
0 useful
not useful
Alexander S. wrote:
> System Reset by PLL Locked Signal
You need 99 kByte attachment for a system reset? SRSLY?

von Alexander S. (Company: Home) (alex_isr)


Rate this post
0 useful
not useful
Duke Scarring wrote:
> Alexander S. wrote:
>> System Reset by PLL Locked Signal
> You need 99 kByte attachment for a system reset? SRSLY?

 It's not size of file for load to the FPGA RAM, it's text of design 
with comments inside with Model Sim simulation project.

 Regards Alex.

: Edited by User
von Duke Scarring (Guest)


Rate this post
1 useful
not useful
Modelsim simulation project?
I do a very lot of simulations, but never needed a modelsim project for 
that.
To start modelsim you need only a couple of commands:
vlib work
vcom *.vhd
vsim toplevel_of_testbench -gui 

Inside modelsim the same:
add wave *
run -all

Please, please, please: Stop wasting bandwidth with your zip files!

Duke

von Alexander S. (Company: Home) (alex_isr)


Rate this post
0 useful
not useful
Duke Scarring wrote:
> Modelsim simulation project?
> I do a very lot of simulations

 Not only you participate in this forum.
 There are designers who do not have a simulation experience like you, 
or do it for the first time in their life.

 Regards Alex.

von -gb- (Guest)


Rate this post
0 useful
not useful
Ähm ...
reset => locked,

von -gb- (Guest)


Rate this post
0 useful
not useful
Or not locked.

von Alexander S. (Company: Home) (alex_isr)


Rate this post
0 useful
not useful
-gb- wrote:
> Or not locked.

 And I make reset synchronous with delay. It's problem.

 Regards Alex.

: Edited by User

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig