EmbDev.net

Forum: FPGA, VHDL & Verilog VHDL UART Design


VHDL UART Design
von Alexander S. (Company: Home) (alex_isr)

Attached files:
Rate this post
0 ▲ useful
▼ not useful 
Attached ModelSim VHDL design of UART.

Regards Alex.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: VHDL UART Design
von Griz Lee (Guest)

Rate this post
0 ▲ useful
▼ not useful 
Ahhh one  more of this wannabe VHDL-top designs.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL UART Design
von Alexander S. (Company: Home) (alex_isr)

Rate this post
0 ▲ useful
▼ not useful 
Griz Lee wrote:
> Ahhh one  more of this wannabe VHDL-top designs.

 Yes. And what you want or looking for ?

Report post Edit Delete Quote selected text Reply Reply with quote
Re: VHDL UART Design
von ktorkkelson (Guest)

Rate this post
0 ▲ useful
▼ not useful 
I guess only a chat bot... ;)

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.