Timer with alarm in VHDL

Carl wrote:
> Is it possible to create Timer with alarm function in VHDL?
Yes.

> How to start create it?
Somehow like this:

1

library IEEE;

2

use IEEE.STD_LOGIC_1164.ALL;

3

use IEEE.NUMERIC_STD.ALL;

4

5

entity stopwatch is

6

    Port ( clock    : in  STD_LOGIC;

7

           reset    : in  STD_LOGIC;

8

           -- add your ports for dsplay, buttons and speaker/beeper

9

    :

10

    :

> How to start create it?
- Generate a one-second pulse.
- Count the seconds, and the minutes and the hours.
- Display those counter vaules on some kind of display.
- Compare the counters with an alarm time and generate a sound on a 
speaker.

> How to start create it?
Maybe you can get a basic idea from there:
http://www.lothar-miller.de/s9y/archives/88-VHDL-vs.-Verilog-am-Beispiel-einer-Stoppuhr.html
Ty google translator, its German. But the VHDL code is nealy 
self-explaining... ;-)