EmbDev.net

Forum: FPGA, VHDL & Verilog Implementation of MASH 111 in verilog


Implementation of MASH 111 in verilog
von GAURAV G. (Company: student) (gaurav8171)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I am trying to design MASH 111 DDSM using verilog.
I have attatched the code.
But output is "xxx" always.
Can someone help?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Implementation of MASH 111 in verilog
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
GAURAV G. wrote:
> But output is "xxx" always.
What do you expect instead? And why?

> Can someone help?
Do you have a testbench?
If so: post it.
If not: create one.
https://verilogguide.readthedocs.io/en/latest/verilog/testbench.html

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.