EmbDev.net

Forum: FPGA, VHDL & Verilog Implementation of MASH 111 in verilog


Implementation of MASH 111 in verilog
von GAURAV G. (Company: student) (gaurav8171)

Attached files:
Rate this post
0 ▲ useful
▼ not useful 
I am trying to design MASH 111 DDSM using verilog.
I have attatched the code.
But output is "xxx" always.
Can someone help?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Implementation of MASH 111 in verilog
von Lothar M. (lkmiller) (Moderator)

Rate this post
0 ▲ useful
▼ not useful 
GAURAV G. wrote:
> But output is "xxx" always.
What do you expect instead? And why?

> Can someone help?
Do you have a testbench?
If so: post it.
If not: create one.
https://verilogguide.readthedocs.io/en/latest/verilog/testbench.html

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.