I am not able to convert MATLAB code to VHDL

OP #6253431 
i am trying to convert Matlab code.Thanks it I can finde peaks in a 
signal. On the other hand, in VHDL We have an input each clk_period, but 
a can discard one in two if it was necessary. I am not able to see or 
use this code in VHDL. If I use a FSM I think that it takes longer to 
cycle through all states than it does for a new sample to arrive and 
restart the process. Can anyone help me? Thanks a lot!!
Attached files:
Reply Quote Edit Move Thread sperren Slow mode Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report Thanks
Moderator (Company: Titel) 
Abel B. wrote:
> I am not able to see or use this code
What does that code do?
If you don't know that you must analyze it.

> If I use a FSM I think that it takes longer to cycle through all states
> than it does for a new sample to arrive and restart the process.
As far as I see you will not need a FSM in hardware. Because there you 
don't get the data readily in an array, but instead one after each other 
as a continuous stream.
Reply Quote Edit Delete Report Thanks
Watch this topic

Reply

A question of your own? This thread is over 6 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.