EmbDev.net

Forum: FPGA, VHDL & Verilog DTW in Verilog


von Sebastian Taylor (Guest)


Rate this post
0 useful
not useful
So im working on a project and we have a problem making a dynamic time 
wrapping in verilog. Is there anyone who know how to write DTW in 
verilog ? Please help...

von Duke Scarring (Guest)


Rate this post
0 useful
not useful
Sebastian Taylor wrote:
> dynamic time wrapping
Can you explain this term? I never heard it before.
And where is the relation to a hardware description language like 
verilog?

von Lothar M. (lkmiller) (Moderator)


Rate this post
0 useful
not useful
Sebastian Taylor wrote:
> dynamic time wrapping
Do you mean this: https://en.wikipedia.org/wiki/Dynamic_time_warping

> Is there anyone who know how to write DTW in verilog ?
Just for simulation?
Or for implemenatation on real hardware?
If the second: whats your target hardware?
How much experience do you have with that hareware and with Verilog?
Do you use an embedded processor (hard- or softcore) on that hardware?

As time warping is a algorithmic problem you can get the algorithm 
somewhere in a book or online and you just have to implement on your 
platform. When you have to deal with real hardware, then you will check 
out how you can access memory to store and fetch data. Then you will 
have to implement a processor for the algorithm.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig