DTW in Verilog

Moderator (Company: Titel)
Sebastian Taylor wrote:
> dynamic time wrapping
Do you mean this: https://en.wikipedia.org/wiki/Dynamic_time_warping

> Is there anyone who know how to write DTW in verilog ?
Just for simulation?
Or for implemenatation on real hardware?
If the second: whats your target hardware?
How much experience do you have with that hareware and with Verilog?
Do you use an embedded processor (hard- or softcore) on that hardware?

As time warping is a algorithmic problem you can get the algorithm 
somewhere in a book or online and you just have to implement on your 
platform. When you have to deal with real hardware, then you will check 
out how you can access memory to store and fetch data. Then you will 
have to implement a processor for the algorithm.

Reply

A question of your own? This thread is over 6 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.