Increase the frequency

abdelhak taamouch Guest 2019-05-01 20:52 #5827644

Rate this post

•	▲ useful ▼ not useful

hello everyone i try to increase the frequency of a VHDL code, I use 
Quartus to minimize the worst-case Timing Peths, i found that the worst 
is a block that calculates the minimum and à multiplexer.
I Wonder if ther is a way to describe thoses block to increase the 
frequency without using the regesters. thank you . below the codes used:

Attached files:

vhdl.PNG (20 KB)

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

User Guest 2019-05-02 12:08 #5828082

Rate this post

•	▲ useful ▼ not useful

a 2 to 1 multiplexer is the fastest you can describe, the comparator is 
also fast

Reply Quote Edit Delete Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2019-05-02 16:34 #5828372

Rate this post

•	▲ useful ▼ not useful

abdelhak taamouch wrote:
> i found that the worst is a block that calculates the minimum and à
> multiplexer.
Sounds like you are on the wrong path. This small code snippet itself is 
implemented fairly fast.

So the question for absolute figures rises: what's the desired clock 
frequency? And what do you  get?