System Verilog alarm clock

OP #5798968
Rate this post
• ▲ useful
▼ not useful
I need some help getting started with writing code for a few different 
functions for this alarm clock. The code that I have started is in the 
attachment. Im not sure where to begin with writing the rest of the code 
for the alarm module. I also need help implementing functionality to set 
the time of the clock. Thanks.

definitions of variables
clk_2Hz --- 2Hz clock
hrs1_min0 --- set hrs set to 1 to set minutes set to 0, SW3
reset --- resets the entire clock, SW0
t_set --- set clock time, SW1
a_set --- alarm time, SW2
run_clock --- run_clock = 1 would cause the clock to run, SW4
a_act --- activates the alarm, SW5
almreset --- the alarm is going off and you want to reset it, KEY0
runset- ---- when this is 1 run, when this is 0 set
sec, min, hrs --- clock time
min_alarm, hrs_alarm --- alarm time
alrm --- the alarm
Attached files:

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.