EmbDev.net

Forum: FPGA, VHDL & Verilog eye scan (eye diagram)


eye scan (eye diagram)
von kamal (Guest)

Rate this post
• ▲ useful
▼ not useful 
hello all,

I want to make an eye scan(eye diagram) for the transceiver GTx of the 
family virtex 5, I want to know the possible approachs to achieve that.

thank you for your help

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: eye scan (eye diagram)
von Andreas (Guest)

Rate this post
• ▲ useful
▼ not useful 
kamal wrote:
> I want to know the possible approachs to achieve that.

Whats your Lab equipment?

Kind regards,

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.