EmbDev.net

Forum: FPGA, VHDL & Verilog eye scan (eye diagram)


eye scan (eye diagram)
von kamal (Guest)

Rate this post
0 ▲ useful
▼ not useful 
hello all,

I want to make an eye scan(eye diagram) for the transceiver GTx of the 
family virtex 5, I want to know the possible approachs to achieve that.

thank you for your help

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: eye scan (eye diagram)
von Andreas (Guest)

Rate this post
0 ▲ useful
▼ not useful 
kamal wrote:
> I want to know the possible approachs to achieve that.

Whats your Lab equipment?

Kind regards,

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.