force input in simulation wrong.

fuck_modelsim Guest 2019-01-10 13:34 #5690022

Rate this post

•	▲ useful ▼ not useful

this software is a nightmare!!

i have a simualtion running, it is a 32bit multiplier.
but for some reason when i force a "10" it outputs "16".
so for example if i try to multiplie 10*2 it gives me the result 16*2 = 
32;
i put the radix in decimal but it still goes on like this. why?

btw, its like that with all the numbers with zero, meaning 20 is 32.

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Lothar M. (lkmiller) Moderator (Company: Titel) 2019-01-11 09:00 #5690976

Rate this post

•	▲ useful ▼ not useful

fuck_modelsim wrote:
> when i force
That "forcing" thing is the wrong way to s(t)imulate a HDL design. Use a 
test bench insted.

> but for some reason when i force a "10" it outputs "16".
Obviously the 10 is a hexadecimal number. Thats fairly usual in 
hardware design...

Reply Quote Edit Delete Report post

ee_vhdl Guest 2019-01-11 20:26 #5692014

Rate this post

•	▲ useful ▼ not useful

Lothar M. wrote:
> fuck_modelsim wrote:
>> when i force
> That "forcing" thing is the wrong way to s(t)imulate a HDL design. Use a
> test bench insted.
>
>> but for some reason when i force a "10" it outputs "16".
> Obviously the 10 is a hexadecimal number. Thats fairly usual in
> hardware design...

can u explain to me what is a test bench and how do i do one?
i know its super basic.. the thing is my college provided just 3 classes 
on vhdl and now they want us to create an intire project with it.