EmbDev.net

Forum: FPGA, VHDL & Verilog Keeping Hierarchy in post-layout simulation using Microsemi designer


Keeping Hierarchy in post-layout simulation using Microsemi designer
von Daveburton D. (Company: HDC) (daveburton)

Rate this post
• ▲ useful
▼ not useful 
Hello

   I am designing a system using Microsemi's tools. My design has a bug
(as it seems) which only appears in post-layout simulation. The problem
is that I have not found yet a way to keep the rtl hierarchy in
post-layout simulation in order to detect the error. I have only managed
to keep the hierarchy in structural simulation, but the error does not
appear and the hierarchy is not preserved in post layout simulation.

Do you know a way to keep the rtl hierarchy in post-layout simulation 
under
Microsemi's design flow?

: Moved by Moderator
Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Keeping Hierarchy in post-layout simulation using Microsemi designer
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Daveburton D. wrote:
> My design has a bug (as it seems) which only appears in post-layout
> simulation.
The only simulation I did the last 10 years is a behavioural simulation. 
Together with the proper constraints the designs ran out of the box...

> a bug (as it seems) which only appears in post-layout simulation.
What does the bug look like?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.