library ieee; use ieee.std_logic_1164.all;

Moderator (Company: Titel) #5339599
Rate this post
• ▲ useful
▼ not useful
Eliahu C. wrote:
> When I write a VHDL design how do I know what ieee libraries to use in
> the design ?
In fact you do not need any libraries. But when you don't invoke some 
of them, then you must write all the type definitions and all the data 
conversion and data handling functions on your own. To keep that 
effort low you use those packages you need.

So its simple: in your design you use those libraries you need.

When you want to convert an integer to a vector, then you either 
invoike the old fashioned std_logic_arith packages or the numeric_std 
package. But it is no good solution to think: "I invoke all of all 
possible packages I can find!", because then you will encounter curious 
errors and strange behavior now and then...

So its simple: in your design you use those libraries you need. And 
no more else!

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.