Hardware Target shutdown problem in nexys 4 ddr

Lakshita J. OP #5324549
Rate this post
• ▲ useful
▼ not useful 
Hello,

I am working on Nexys 4 ddr FPGA board.I have done 
synthesis,implementation and bitsream generation succesfully but when I 
programmed the bit file into the fpga board,the output is showing 
results for n=5,20,60,80,100 bits and  above 100 bits the hardware 
server automatically gets disconnect and the below error occurs.


ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: 
localhost:3121/xilinx_tcf/Digilent/210292743548A

please provide any solution to how to fix the above problem
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Lakshita J. OP #5324992
Rate this post
• ▲ useful
▼ not useful 
> And please report the 7 errors and 266 warnings. This must be
> utterly
> wrong so the Hardwaremanager fault might just be a symptom of many other
> errors.


There are no such errors and warnings after implementation ,it may be 
due to previous files I have implemented design again and the problem i 
am facing is of hardware server gets shutdown.The screenshot of my 
problem is attached and also I have attached verilog code
Attached files:
Reply Quote Edit Delete Report post
Lakshita J. OP #5325706
Rate this post
• ▲ useful
▼ not useful 
> Well, there is no constraints file where the FPGA IOs are mapped
> to the
> signal names. Please provide the complete project. Without constraints
> there is no way to build the bitstream.


I have attached the xdc file of nexys 4 ddr. In constraint file,I have 
uncommented only this line

set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports 
{ clk }];

because I am using virtual input output(VIOs) for generating bit file.
Attached files:
Reply Quote Edit Delete Report post
Lakshita J. OP #5327584
Rate this post
• ▲ useful
▼ not useful 
After Implementation I am getting this warning, what does it mean?

[Power 33-332] Found switching activity that implies high-fanout reset 
nets being asserted for excessive periods of time which may result in 
inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints 
Advisor in the GUI from Tools > Power Constraints Advisor or run 
report_power with the -advisory option to generate a text report.

It may be possible because of this hardware server gets shutdown 
automatically and not displaying any output.

For smaller number of bits,this warning is not there that's why it is 
working

If anybody knows how to fix this problem then please provide any 
suggestions
Reply Quote Edit Delete Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.