Forum: FPGA, VHDL & Verilog verilog Voltage Control Oscillator

Author: Rock Bog (rocko445)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Hello, from the  theory in the attached photo i have implemented  the 
formula  in the VERILOG code bellow, the syntax check was fine but when 
i tried in XILINX  to force values  the simulation gives me an empty 
screen and says:

# run 1.00us
INFO: Simulator is stopped.

where did i go wrong in entering the coefficients?
module vvco(fo,vctl,kv);
input fo,vctl,kv;

reg vco_b=1'b0;
reg fo_b=3'b0;
reg vctl_b=3'b0;
reg kv_b=3'b0;

always #((1/fo_b-vctl_b*kv_b/fo_b^2)/2) vco_b<=~vco_b;


: Edited by User
Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
Rock B. wrote:
> i tried in XILINX  to force values
I never worked with forced values to simulate a design.
I usually write testbench to check my code and apply different stimuli.



Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig