Hello, I need to design register file that is connected to an ALU in systemverilog, then simulate the top module to verify that operation are performed correctly. I attached three modules, one for alu, register file, top module, and testbench for top module. top_tb.txt topalu.txt alu.txt regfile.txt I am having trouble figuring out what to use for the output of the topalu module, since the output of the alu will be fed back to the write data port in register file. Once I figure this out I will figure out the issue with my test bench.
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
Log in with Google account
No account? Register here.