Quartus II connect bus to 2D array-input of block

C17 Guest #5296545
Rate this post
• ▲ useful
▼ not useful 
Hi everyone

My problem may be resolved easily, but I couldn't figure out how to do 
this and didn't find any solution on google.

I have a block with a 12 x 16 bit array input:

1
type datain is array (11 downto 0) of std_logic_vector(15 downto 0);


This block is responsible for logging system variables. So it should be 
possible to connect an arbitrary 16 bit std_logic_vector to one of the 
12 input rows of the block.

My problem is, I couldn't find out how to connect one of those signals 
to one of the inputs of the block. Connecting single bits to a bus is 
easy, as you can just take a WIRE element and connect vld_bit to 
input[1]. But how do I connect current[15..0] to input[1][15..0] ? Is 
there something like a WIRE block for buses?

A minimal example of my problem is attached.

Thank you a lot.

Kind regards,
AP
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht DEaktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Duke Scarring Guest #5296835
Rate this post
• ▲ useful
▼ not useful 
C17 wrote:
> But how do I connect current[15..0] to input[1][15..0] ?

How about this?
1
...

2
type datain_t is array (11 downto 0) of std_logic_vector(15 downto 0);

3


4
signal input   : datain_t;

5
signal current : std_logic_vector(15 downto 0);

6


7
begin

8
...

9
input(1) <= current;

10
...

11
end;


Duke
Reply Quote Edit Delete Report post
Watch this topic

Reply

Please log in before posting.

Existing account

or

Log in with Google account

No account?

Registration is free and takes only a minute.

Register now