EmbDev.net

Forum: FPGA, VHDL & Verilog Input Capture using FPGA


Author: Michael J. (Company: AWS) (mj0331)
Posted on:

Rate this post
0 useful
not useful
Hi

I would like to seek advice.
I will be developing a logic sniffer using an FPGA.
I had little background on FPGA and I really like to learn it through 
this project. The device that I will use can either be from Latice, 
Altera or Xilinx.

This logic sniffer will be use to display the output of a motor driver 
to a PC application through USB.

I have vague idea on how to implement this currently.
My image is I will need an FPGA and a RAM, a USB Controller.

In FPGA, I think I need a USB IP, and the rest is vague idea like a 
counter, then an edge trigger module that can reset the counter and save 
counter value to RAM...

I will really appreciate any advice or Guide.

Thanks,

Mike

Author: Lothar M. (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
Michael J. wrote:
> My image is I will need an FPGA and a RAM
For the very first step thats both inside the same component named 
"FPGA".
> a USB Controller.
Use a Serial-USB-Konverter for that job.

> I will really appreciate any advice or Guide.
You're not the very first with that idea. Why not simply looking how 
others did it?
https://www.sump.org/projects/analyzer/

: Edited by Moderator

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.