EmbDev.net

Forum: FPGA, VHDL & Verilog Update a signal and use signal attributes in the same process block

Update a signal and use signal attributes in the same process block

von Rejoy M. (Company: Lab Instructor) (rejoymathews32)

2017-11-23 19:58

Rate this post

•	▲ useful ▼ not useful

process
    begin
      clk <= not clk;
      wait for 10ns;
end process;

process(clk)
   begin
     if(clk = '1' and clk'event) then
     --Do something
     end if;
end process;

Presently I am using 2 process blocks to implement the condition above. 
Is there a way I can do it in a single process block?

Something like the code described below. However, the problem with the 
code described below is that the rising edge of the clock is never 
sensed in the simulation. I tried using a blocking assignment 
(variables), but that was not successful either.

I am pretty sure my understanding is missing something. But i cant 
figure out what.

process
   begin
      clk <= not clk;
      wait for 10ns;

     if(clk = '1' and clk'event) then
     --Do something
     end if;
end process;

Thanks in advance.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote

Re: Update a signal and use signal attributes in the same process block

von Peter (Guest)

2017-11-23 21:52

Rate this post

•	▲ useful ▼ not useful

First snippet:
Rejoy M. wrote:
> process(clk)

Second snippet:
Rejoy M. wrote:
> process

You forgot the sensitivity list of the process.

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Update a signal and use signal attributes in the same process block

von Lothar M. (Company: Titel) (lkmiller) (Moderator)

2017-11-23 22:13

Rate this post

•	▲ useful ▼ not useful

Peter wrote:
> You forgot the sensitivity list of the process.
There's a wait in the process, therefore there's no need for a 
sensitivity list

Rejoy M. wrote:
> Is there a way I can do it in a single process block?
Generate the clock without a process:
clk <= not clk after 10ns;

Or do it that way:
process begin
wait for 10ns;
--Do something
end process;

2017-11-23 22:13: Edited by Moderator

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Update a signal and use signal attributes in the same process block

von No Comment (Guest)

2017-11-23 22:50

Rate this post

•	▲ useful ▼ not useful

 process(clk)
    begin
      if rising_edge(clk) then
      --Do something
      end if;
 end process;

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Update a signal and use signal attributes in the same process block

von No Comment (Guest)

2017-11-23 22:51

Rate this post

•	▲ useful ▼ not useful

Rejoy M. wrote:

> Something like the code described below. However, the problem with the
> code described below is that the rising edge of the clock is never
> sensed in the simulation.

what is the init value of clk?

Report post Edit Delete Quote selected text Reply Reply with quote

Re: Update a signal and use signal attributes in the same process block

von Rejoy M. (Company: Lab Instructor) (rejoymathews32)

2017-11-24 00:19

Rate this post

•	▲ useful ▼ not useful

No Comment wrote:
> Rejoy M. wrote:
>
>> Something like the code described below. However, the problem with the
>> code described below is that the rising edge of the clock is never
>> sensed in the simulation.
>
> what is the init value of clk?

The initial value of clk is defined as 0