Verilog if statement

Guest #5155372
Rate this post
• ▲ useful
▼ not useful
Hareesh M. wrote:
> . if i have a pon_rst_n = 1 what will be the output and if i have a

The output is what's in the else clause if there is one (you did not 
show), if there's no else req_rst_r stays the previous stored value.

> v3v3_pgood = 0 what will be the result.

the result will be
tier_cnt <= 10'd0;
on the next up edge

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.